CXL 3.1 Update eLearning Course

View all eLearning Courses

PCI Express Courses
PCIe6 Update eLearning Course
PCIe Security eLearning Course
Comprehensive PCIe 5.0 eLearning Course
Advanced PCIe eLearning Course
Core PCIe eLearning Course
Fundamentals of PCI Express eLearning Course
PIPE 6.0 - PHY Interface for PCI Express and more
CXL Courses
CXL Fundamentals eLearning Course
Comprehensive CXL 2.0 eLearning Course
CXL 3.1 Update eLearning Course
USB Courses
USB4 Architecture eLearning Course
USB Type-C and Power Delivery eLearning Course
USB 3.2 Update
Comprehensive USB 3.1 eLearning Course
xHCI eLearning Course
x86 Architecture Courses
Intel x86 Processor and Platform Architecture eLearning Course
Thunderbolt 3 Fundamentals
x86 Architecture eLearning Course
ARM Courses
Fundamentals of ARM Architecture
ARMv8-M and v8.1-M eLearning Course
ARM 64-bit Architecture (ARM v8-A) eLearning Course
ARM v8-A Registers and Instruction Set eLearning Course
ARM v8-A Memory Management eLearning Course
ARM v8-A Exceptions and Interrupts eLearning Course
Comprehensive ARM Architecture eLearning Course
ARM v7 Registers and Instruction Set eLearning Course
ARM v7 Memory Management eLearning Course
ARM v7 Exceptions and Interrupts eLearning Course
Fundamentals of AMBA eLearning Course
ARM 32-bit Architecture (ARM v7) eLearning Course
ARM v8-A Porting and Software Optimization eLearning Course
ARM v8-A (64-bit) Pipelines eLearning Course
ARM MCU Architecture eLearning Course
ARM Cortex-M7 Processor eLearning Course
Fundamentals of ARMv8-A eLearning Course
Memory Courses
DRAM Class PRE-WORK
DRAM Class Supplementary Material
Modern DRAM (DDR5 / DDR4 / LPDDR5 / LPDDR4) eLearning Course
I3C Architecture eLearning Course
Fundamentals of DRAM
Storage Courses
SAS 3.0 Storage Technology eLearning Course
Advanced Host Controller Interface (AHCI) eLearning Course
NVM Express 1.4 eLearning Course
NVMe-oF eLearning Course
SATA 3.2 Technology eLearning Course
Universal Flash Storage (UFS) eLearning Course
Virtualization Courses
PC Virtualization eLearning Course
IO Virtualization for Intel Platforms eLearning Course
Firmware Courses
UEFI x64 Architecture eLearning Course



CXL 3.1 Update eLearning Course

Instructor(s): Ravi Budruk
Number of Modules: 42
Subscription Length: 90 days

Pre-Order Price: $795.00
(release date: July, 2024)
Bundle Price (CXL 2.0 and CXL 3.1 eLearning Bundle)
$2,195.00



CXL 3.1 Update eLearning Course Info

What's Included?

CXL 3.1 Update eLearning modules
(unlimited access for 90 days)
PDF of Course Slides
(yours to keep, does not expire)

Benefits of eLearning:

  • Cost Effective - Get the same information delivered in a live MindShare class at a fraction of the cost
  • Available 24/7 - MindShare eLearning courses are available when and where you need them
  • Learn at Your Pace - MindShare eLearning courses are self-paced, so you can proceed when you're ready
  • Access to the Instructor - Ask questions to the MindShare Instructor that taught the course

You Will Learn:

  • 256 Byte Flit Mode
  • Port-Based Routing
  • Cache.mem Back-Invalidations
  • CXL Fabric extensions
  • and much more...

Who Should View?

This course is for anyone who has a solid understanding of CXL 2.0 and would like to quickly get up-to-speed on CXL 3.1.

Course Outline:

  • Module 1: Course Intro
    - Introduction to the course and explanation of what is covered
  • Modules 2a-2f: Features and Architecture Overview
    - Introduces new features added with 3.0 and 3.1: 256B Flits, PAM4 with PCIe6, Hierarchy-Based Routing (HBR) vs Port-Based Routing (PBR), CXL.mem Back-Invalidation, Multi-Headed (MH) Memory Devices, Fabric Attached Memory (FAM), CXL Fabric, CXL Device Scaling, Host Physical Address space vs Device Physical Address space, Dynamic Capacity Device, Device Media Partition, G-FAM Access Endpoint, Global Integrated Memory, a review of the CXL Port Layer architecture and discussion of updates with CXL 3.x
  • Modules 3a-3d: Transaction Layer: CXL.mem Protocol
    - Reviews the CXL.mem protocol from 2.0 and prior and then discusses the new features added with 3.x and walks through examples; this includes back invalidations, 256B flits, new fields in requests and responses, Host to Device bias flip for HDM-D, and more
  • Modules 4a-4b: Transaction Layer: CXL.cache Protocol
    - Reviews the CXL.cache protocol and then discusses new fields in requests for features like Packet-Based Routing, Logical Cache IDs, etc.; Walks through numerous examples of snooping caches
  • Module 5: Transaction Layer: CXL.io Protocol and Transaction Ordering Rules
    - Discusses additions to the PCIe protocol to support new CXL features; also describes the ordering rules of CXL and how those are impacted with CXL 3.x
  • Modules 6a-6b: Link Layer
    - Presents the differences between 68B and 256B flits for packing with CXL.io traffic, lots of discussion around 256B flit mode with CXL.cachemem flit packing
  • Module 7: ARB / MUX Layer
    - Reviews vLSMs (Virtual Link State Machines) and the new states added with CXL 3.0, how 256B flits affects behavior of power management, L0p support, ALMP flit format in 256B flit mode
  • Modules 8a-8b: Logical Physical Layer
    - Provides a detailed description of 256B flit mode and then walks through updates to the Link Training and Status State Machine (LTSSM) including the behavior in 1b/1b mode, shows ordered set differences at all speeds
  • Module 9: Enumeration and Manageability
    - Discusses a new level of memory interleaving, Dynamic Capacity Devices (DCDs), their purpose and behavior
  • Module 10: Control and Status Registers
    - Walks through important updates and additions to CXL-related registers to support the new features and behaviors of CXL 3.x
  • Modules 11a-11c: Switches
    - Describes numerous example topologies of fabric systems with switches and the various types of devices that can be connected; routing of traffic through switches, address translation process, protections that can be implemented, differences between different types of devices (e.g. LD-FAM vs G-FAM), Global Integrated Memory (GIM), switch back-invalidation support, switch cache device scaling support and finally a mention of the Fabric Manager (FM) APIs
Course Modules
Coming Soon!