PIPE 6.0 - PHY Interface for PCI Express and more

View all eLearning Courses

PCI Express Courses
PCIe 4.0 Update
PIPE 6.0 - PHY Interface for PCI Express and more
Fundamentals of PCI Express eLearning Course
Comprehensive PCI Express 3.1 eLearning Course
PCI Express Config Space and Transaction Routing eLearning Course
PCI Express Physical Layer and Link Initialization and Training eLearning Course
PCI Express Interrupt Handling eLearning Course
PCI Express Error Handling eLearning Course
PCI Express Power Management eLearning Course
PCI Express Hot Plug and Resets eLearning Course
PCI Express 2.x and 3.x ECNs eLearning Course
Intro to PCI Express IO Virtualization eLearning Course
Mobile PCI Express (M-PCIe) eLearning Course
USB Courses
USB Type-C and Power Delivery eLearning Course
USB 3.2 Update
Comprehensive USB 3.1 eLearning Course
xHCI eLearning Course
Comprehensive USB 2.0 Embedded System Architecture
x86 Architecture Courses
Intel x86 Processor and Platform Architecture eLearning Course
Thunderbolt 3 Fundamentals
Intro to 32/64-bit x86 Architecture eLearning Course
Fundamentals of Intel QPI eLearning Course
ARM Courses
Fundamentals of ARM Architecture
ARMv8-M and v8.1-M eLearning Course
ARM 64-bit Architecture (ARM v8-A) eLearning Course
ARM v8-A Registers and Instruction Set eLearning Course
ARM v8-A Memory Management eLearning Course
ARM v8-A Exceptions and Interrupts eLearning Course
Comprehensive ARM Architecture eLearning Course
ARM v7 Registers and Instruction Set eLearning Course
ARM v7 Memory Management eLearning Course
ARM v7 Exceptions and Interrupts eLearning Course
Fundamentals of AMBA eLearning Course
ARM 32-bit Architecture (ARM v7) eLearning Course
ARM v8-A Porting and Software Optimization eLearning Course
ARM v8-A (64-bit) Pipelines eLearning Course
ARM MCU Architecture eLearning Course
ARM Cortex-M7 Processor eLearning Course
Fundamentals of ARMv8-A eLearning Course
Memory Courses
Modern DRAM (DDR4 / DDR3 / LPDDR3 / LPDDR2) eLearning Course
Storage Courses
SAS 3.0 Storage Technology eLearning Course
Advanced Host Controller Interface (AHCI) eLearning Course
NVM Express 1.4 eLearning Course
SATA 3.2 Technology eLearning Course
Universal Flash Storage (UFS) eLearning Course
Virtualization Courses
PC Virtualization eLearning Course
IO Virtualization for Intel Platforms eLearning Course
Intro to Virtualization Technology eLearning Course
Firmware Courses
UEFI x64 Architecture eLearning Course



PIPE 6.0 - PHY Interface for PCI Express and more

Instructor(s): Mike Jackson
Number of Modules: 14
Subscription Length: 90 days

Course Price
$395.00



PIPE 6.0 eLearning Course

What's Included?

PIPE eLearning modules
(unlimited access for 90 days)
PDF of Course Slides
(yours to keep, does not expire)

Benefits of eLearning:

  • Access to the Instructor - Ask questions to the MindShare Instructor that taught the course
  • Cost Effective - Get the same information delivered in a live MindShare class at a fraction of the cost
  • Available 24/7 - MindShare eLearning courses are available when and where you need them
  • Learn at Your Pace - MindShare eLearning courses are self-paced, so you can proceed when you're ready

Who Should View?

This in-depth course is for anyone looking to understand PIPE (PHY Interface for PCI Express, SATA, USB3.1, DisplayPort and USB4), its signals and how it is used for different protocols.

Course Outline:

  • Module 1: Introduction
    - Intro to PIPE, Original PIPE vs SerDes PIPE, PCLK options, data throttling, Message Bus intro, interface types (legacy vs low pint count, LPC), registers in MAC and PHY, combining PIPEs for multi-lane link
  • Module 2a: PHY/MAC Interface (Intro)
    - Interface support options, Short-Reach (SR) applications, terminology of signal names in spec
  • Module 2b: PHY/MAC Interface (Common Signals)
    - External signals, command signals, command interface inputs to PHY, SRIS motivation, power states, receiver detection, command interface status outputs, PHY status signals (inputs and output), data signal, block synchronization, original PIPE block diagrams
  • Module 2c: PHY/MAC Interface (Original and SerDes specific signals)
    - SerDes signals, original PIPE signals, Message Bus, Message Bus commands, command formats, Message Bus rules
  • Module 3: PHY Registers
    - PHY register list, register definitions, register groups, intro to equalization, PCIe EQ starting parameters, delivering Tx FS/LF values, speed change example, getting local coefficients example, updating PHY Tx values
  • Module 4: MAC Registers
    - Elastic buffer registers, signal integrity, PHY recalibration, link equalization evaluation, Gen5 Tx parameters, local preset values, Gen3 and Gen4 Tx parameters
  • Module 5: PIPE Operational Behavior: PCIe Mode
    - Key features, voltage margining, Tx options (e.g. low voltage), de-emphasis intro and setting de-emphasis value, Inter-Symbol Interference (ISI)
  • Module 6a: Equalization Process
    - Equalization commonalities across protocols, 3-tap equalizer, preset encodings, effect of Tx equalization, location of EQ circuitry and logic, initializing preset values, fetching PHY Tx values for preset(s), Tx equalizer values, relationship between coefficients and FS, MAC tells PHY what coefficients to use, MAC applies coefficients
  • Module 6b: Equalization Process
    - Equalization phase summary, EQ phase 1 step through, EQ phase 2 step through, accepting vs rejecting coefficients, EQ phase 3 step through, Tx EQ finishing, Rx equalization
  • Module 7: PCIe Lane Margining
    - Lane margining background, time margining concept, voltage margining concept, SW in control of margining, related configuration registers for PCIe, location of config space, margining register encodings for PCIe, determining what's an error, step time margin command, step voltage margin command, step margin command response, dependent vs independent samplers, affected PHY registers, margining a retimer, receiver numbers, affected MAC registers
  • Module 8: PCIe Elastic Buffer
    - Purpose of elastic buffer, nominal half-full buffer, adding / removing SKPs (skips), nominal empty buffer, PHY elastic buffer registers
  • Module 9: PCIe Power States
    - Intro to power states, timing diagrams for L0 to L0s entry and exit, timing diagram for L0 to L1 entry and exit, L1 substates, receiving electrical idle
  • Module 10: PIPE Operational Behavior: USB Mode
    - Key features, USB power states, low frequency periodic signaling (LFPS), variants of LFPS, receiver detection, USB equalization, forcing compliance patterns
  • Module 11: PIPE Operational Behavior: SATA Mode
    - Key features, Out of Band (OOB) signaling, OOB and alignment, SATA speed negotiation, SATA power states
Course Modules
ModuleLength
Module 1: Introduction32 minutes
Module 2a: PHY/MAC Interface7 minutes
Module 2b: PHY/MAC Interface48 minutes
Module 2c: PHY/MAC Interface19 minutes
Module 3: PHY Registers20 minutes
Module 4: MAC Registers9 minutes
Module 5: PIPE Operational Behavior: PCIe Mode15 minutes
Module 6a: Equalization Process36 minutes
Module 6b: Equalization Process31 minutes
Module 7: PCIe Lane Margining28 minutes
Module 8: PCIe Elastic Buffer9 minutes
Module 9: PCIe Power States13 minutes
Module 10: PIPE Operational Behavior: USB Mode9 minutes
Module 11: PIPE Operational Behavior: SATA Mode10 minutes