#### Last updated on: Sept 12, 2004

Page	Severity	Date	Description
557	minor	8/31/04	In figure 24-3, change the bit numbers above the PDPT Index field from <ul> <li>"31 32"</li> <li>to "31 30"</li> </ul>
560	minor	8/31/04	In figure 24-6, change the bit numbers above the PDPT Index field from <ul> <li>"31 32"</li> <li>to "31 30"</li> </ul>
564	minor	8/31/04	In figure 24-10, change the bit numbers above the PDPT Index field from • "31 32" to "31 30"
565	minor	8/31/04	In figure 24-11, change the bit numbers above the PDPT Index field from <ul> <li>"31 32"</li> <li>to "31 30"</li> </ul>
802	trivial	8/31/04	<ul> <li>Change heading</li> <li>"Memory Type When Page Definition and MTTR Disagree"</li> <li>to "Memory Type When Page Definition and MTRR Disagree"</li> </ul>
887	minor	8/31/04	<ul> <li>In figure 37-3, change the text note on the right side from</li> <li>"All processors toggle BIST until BIST completed"</li> <li>to "All processors toggle BNR# until BIST completed"</li> </ul>
1084	trivial	8/31/04	<ul> <li>In the sentence immediately preceding the second code fragment,</li> <li>"(first implemented in the Pentium 4)"</li> <li>should read "(first implemented in the Pentium III)".</li> </ul>

Page	Severity	Date	Description
1113	Clarifica- tion	8/31/04	Add the following text: <b>A Cautionary Note</b> If a logical processor is in the MWAIT state and an interrupt or a task switch should occur, the subse- quent execution of the iret instruction or a switch back to the task resumes execution with the instruc- tion that immediately follows the MWAIT instruc- tion. For this reason, the code that immediately follows the MWAIT instruction should test the sync variable to determine if it was actually written to. If it wasn't, the program should jump back to the MWAIT.

Page	Severity	Date	Description
Page 1239	Severity Clarifica- tion	Date 8/31/04	Description         Add the following text:         An Interesting Scenario         • Processor A experiences a cache miss in WB memory and starts a read transaction on the FSB.         • Processor B has a copy of the line in the E state. It asserts HIT# in the Snoop Phase and changes the state of its line to the S state.         • Because the memory read may take a while (e.g., the memory bus may be in use by the graphics adapter or by a PCI Express device adapter), the memory memory was device adapter.
			<ul> <li>memory controller defers the read (and remembers snoop result).</li> <li>The code executing on processor B has a store hit on its S copy of the line.</li> <li>As a result, it initiates a kill transaction (i.e., a 0-byte Memory Read and Invalidate) to kill the copy of the line in processor A's cache.</li> <li>Because the memory controller is currently fetching the line from memory for processor A, the memory controller issues a Retry Response to the kill.</li> <li>The memory controller performs a Deferred Reply transaction to return the requested line to processor A. In the Snoop Phase, the memory controller asserts the HIT# signal (the "remembered snoop result from the initial read transaction that was deferred).</li> <li>Processor A places the line in its cache in the S</li> </ul>
			<ul> <li>Processor A places the line in its cache in the S state.</li> <li>Processor B retries the kill transaction and successfuly kills processor A's copy of the line.</li> <li>Processor B stores into its S copy of the line and transitions it to the M state.</li> </ul>

The Unabridged Pentium 4, First Edition Errata

Page	Severity	Date	Description
1286	minor	8/31/04	<ul> <li>In table 52-1, in last row change</li> <li>"ADS# is deasserted during the packet B transmission."</li> <li>to "ADS# is deasserted during the second BCLK of the transaction."</li> </ul>
1315	minor	8/31/04	In the PM[5:4]# row of table 55-1, change "BPM4#" to "PM4#, and change "BPM5#" to PM5#".
1427	minor	8/31/04	In 5th major buller item, remove "64 byte line size" from end of the line.
1469	important	8/31/04	With reference to the bulleted item, it has come to the author's attention that, contrary to Intel's documen- tation, some processor implementations may save the processor's register set in starting at different addresses in SMM.
1470	important	8/31/04	The same issue described in the previous row of this table also applies to figure 60-1.
1506	minor	8/31/04	<ul> <li>In Figure 61-5, change</li> <li>"IO xAPIC is embedded in MCH"</li> <li>to "IO xAPIC is embedded in ICH"</li> </ul>
1550	minor	8/31/04	In the P5 column of the Illegal Register Adress row, change • "Y" • to "N"
1569	minor	8/31/04	<ul> <li>In 1st bullet item, change</li> <li>"(RT register 0 is associated with input 1, RT register 1 is associated with input 1, etc.)"</li> <li>to "(RT register 0 is associated with input <u>0</u>, RT register 1 is associated with input 1, etc.)</li> </ul>
1570	important	8/31/04	<ul> <li>On 1st text line, change</li> <li>"via RT register 2 in the IO APIC"</li> <li>to "via RT register <u>3</u> in the IO APIC"</li> </ul>

Page	Severity	Date	Description
1570	important	8/31/04	In items 2 and 3, change • "RT register 2" • to "RT register <u>3</u> "
1571	important	8/31/04	In item 12, change • "Normal Response" • to " <u>No Data</u> Response".
1571	important	8/31/04	In item 13, change • "RT entry 2" • to "RT entry <u>3</u> "
1571	minor	8/31/04	<ul> <li>In 1st bullet item, change</li> <li>"(RT register 0 is associated with input 1"</li> <li>to "(RT register 0 is associated with input <u>0</u>"</li> </ul>
1571	important	8/31/04	In the 3rd bullet item, change • "via RT register 2" • to "via RT register <u>3</u> "
1571	important	8/31/04	In the 3rd line of item 2, change • "register 2" • to "register <u>3</u> ".
1571	important	8/31/04	In the last two indented bullet items on the page, change • "register 2" • to "register <u>3</u> "
1572	important	8/31/04	In item 3, change • "register 2" • to "register <u>3</u> "
1572	important	8/31/04	In item 12, change • "Normal Response" • to " <u>No Data</u> Response".
1572	important	8/31/04	In item 14, change • "register 2" • to "register <u>3</u> "

Page	Severity	Date	Description
1573	important	8/31/04	In the last line of item 18, change • "on input 2" • to "on input <u>3</u> "
1576	important	8/31/04	<ul> <li>In the description of Redirection Table Register 0, change</li> <li>"with IRQ input 1"</li> <li>to "with IRQ input <u>0</u>"</li> </ul>
1576	important	8/31/04	<ul> <li>In the description of Redirection Table Register 1, change</li> <li>"with IRQ input 2"</li> <li>to "with IRQ input <u>1</u>"</li> </ul>
1576	important	8/31/04	<ul> <li>In the description of Redirection Table Register n, change</li> <li>"with IRQ input n + 1"</li> <li>to "with IRQ input <u>n</u>"</li> </ul>
1586	important	8/31/04	Change the first sentence of the 3rd paragraph to read: "Table 61-9 on page 1587 and Table 61-10 on page 1588 describe the information that is output as the address and the write data in an interrupt trans- action <u>forwarded to the MCH by the ICH</u> ."
1586	important	9/12/04	Strike the following sentence from the 3rd para- graph: "It should be noted that while this method is sup- ported if a device adapter implements MSI-X capa- bility, a device adapter that only supports MSI- capability"
1587	trivial	8/31/04	In table 61-9, in the Redirection Hint bit description, in the 6th text line, add a close parentheses after "in this table)".

Page	Severity	Date	Description
1597	clarifica- tion	8/31/04	<ul> <li>Add the following text:</li> <li>Virtual Wire Mode</li> <li>Prior to the enabling of the Local APIC, the processor's LINT0 input provides the same functionality as the old, legacy INTR input (this is referred to as PIC Mode). Interrupts from the legacy 8259A programmable interrupt controllers (PICs) are delivered to the processor on this pin and, in response, the processor generates the Interrupt Acknowledge transaction on the FSB to obtain the interrupt vector from the 8259As.</li> <li>Once the BSP's Local APIC has been enabled, legacy interrupts from the dual 8259As can be delivered in two ways (referred to as Virtual Wire Modes):</li> <li>The processor's LINT0 pin van be programmed (via its LVT register) to deliver an ExtINT to the processor core when the LINT0 pin is asserted by the master 8259A. In response, the processor generates the Interrupt Acknowledge transaction on the FSB to obtain the interrupt vector from the 8259As.</li> <li>A pin on the IO APIC can be programmed (via its respective RT register) to deliver an ExtINT to a processor when the IO APIC's respective input pin is asserted by the master 8259A. Upon receipt of the IPI message, the processor generates the Interrupt Acknowledge transaction on the FSB to obtain the interrupt space.</li> </ul>