PCI 2.3 Update Document

This document details the changes between the 2.2 and 2.3 version of the PCI specification. The 2.3 specification changes fall into the following categories:

- Support added for System Management Bus (SM Bus)
- Removed support for 5volt only Add-In cards.
- The purpose and function of Stepping was clarified in the 2.3 specification as reflected by the change in name from "Address/Data Stepping" to "IDSEL stepping."
- New Reset timing parameter added.
- Added new "low profile" PCI Add-In card form factor.
- New bit fields added to registers in configuration address space.

This document is intended to be an addendum to MindShare's PCI System Architecture book, 4th edition, based on the 2.2 version of the PCI specification. The document is organized in order of occurrence of changes that are associated with the book and the 2.3 specification. The changes described in this document are incorporated into a 5th edition book available only in electronic form. This 5th edition book is in pdf format and can be purchased at http://www.mindshare.com/books/books_main.html. This electronic edition of the book also incorporates the 4th edition errata and ECNs that include:

ECN	Description
SMBus	Adds a two wire management interface to the PCI connector.
Reset Timing	Adds a new timing requirement from power valid to reset deassertion.
Low Profile Add-in Card	Adds the Low Profile add-in card form factor.
Add-in Card Trace Impedance	Extends the low end of the add-in card trace impedance.
Add-in Card Keying	Deletes 5 volt only keyed add-in card support.
Class Codes	Updates specification to include new Class Codes.
Capability IDs	Updates specification to include new Capability IDs.

Table 1: Summary of 2.2 Specification ECNs

About This Book

The section entitled "Designation of Specification Changes" on page 3, is updated to reflect the new 2.3 specification dated 3/29/02, which includes the errata from document (file pci2_2_errata102499.pdf).

Chapter 1: Intro To PCI

Table 1-1 is extended to include new features supported by PCI. The new entries include:.

Feature	Description
SM Bus	Support for a System Management bus provides the ability to Manage a variety of features.
Add-In Card Size	The specification defines three card sizes: long, short and vari- able-height short cards, AND NEW LOW-PROFILE ADD-IN CARDS.
Add-In Card Com- PATIBILITY	The PCI spec and PCI-X addendum define cards that operate at different speeds and with different protocols. All 3.3 add- in cards and components including PCI 33 MHz, PCI 66 MHz, PCI-X 66 MHz, and PCI-X 133 MHz are designed to function in a PCI 33 MHz system. Note however, that some cards and components require 3.3 volts bus operation.

Table 1-1: New PCI 2.3 Features

The contact information specified at the bottom of Page 13 for obtaining the specification has changed:

PCI SPECIAL INTEREST GROUP 5440 SW WESTGATE DRIVE SUITE 217 PORTLAND, OREGON 97221 PHONE: 800-433-5177 (INSIDE THE U.S.) 503-291-2569 (OUTSIDE THE U.S.) FAX: 303-297-1090

E-MAIL: ADMINISTRATION@PCISIG.COM HTTP://WWW.PCISIG.COM

Chapter 3: Reflected-Wave Switching

The section on RST#/REQ64# Timing on page 29 of the 4th edition has been rewritten and expanded. A timing diagram has been added to illustrate the timing relationships between power, clock, and reset. Also, the definition of Tfail has been added to the discussion and timing diagram.

The only change to this section that is brought about by the 2.3 specification is a new parameter defined as "power valid to reset high" timing (Tpvrh). The discussion of this parameter is highlighted in red below and is illustrated in figure 3-5.

RST#/REQ64# Timing

The assertion and deassertion of RST# is asynchronous to the PCI clock signal, however, the specification also permits synchronous reset. The following list describes the timing relationships between power, clock, and reset and illustrated in Figure 3-5 on page 4.

- The specification requires that RST# be asserted as early as possible during the power-up sequence. Figure 3-5 on page 4 illustrates RST# going active following the assertion of PWR_GOOD.
- Once asserted, RST# must remain asserted for a minimum of 1ms after the power has stabilized (T_{rst}).
- RST# must remain asserted for a minimum of 100 microseconds after the CLK has stabilized ($T_{rst-clk}$).
- During the first reset sequence (i.e. power-up), RST# must remain asserted for 100ms from power valid (Tpvrh). Note that if RST# is asserted while the power supply voltages remain within their specified limits (e.g. a software reset), the minimum pulse width of RST# is Trst.
- When RST# is asserted, all devices must float their output drivers within a maximum of 40ns. A device is not considered reset until T_{rst} and $T_{rst-clk}$ have been satisfied.
- During assertion of RST#, the system board reset logic must assert REQ64# for a minimum of 10 clock cycles (T_{rrsu}). REQ64# may remain asserted for a maximum of 50ns after RST# is deasserted (T_{rrh}). For a discussion of REQ64# assertion during reset, refer to "64-bit Cards in 32-bit Add-in Connectors" on page 268.

- If power goes out of specification on either or both power rails, the system • will re-assert RST#. This forces all devices to float their outputs to protect against possible parasitic currents short circuiting the output drivers. The time from detecting "power fail" to assertion of $RST\# (T_{fail})$ depends on the power fail condition as follows:
 - 500ns (max.) if either power rail goes out of tolerance by more than 500mV.
 - 100ns (max.) if the 5V rail falls below the 3.3V rail by more than 300mV.



Figure 3-5: Power, Clock, and Reset Timing

Chapter 4: The Signal Groups

The 2.3 PCI specification adds support for the System Management (SM) Bus. Two new pins were added for this support. The changes made to the 5th edition ebook include:

- Figures 4-1 and 4-2 now include the SM Bus interface signals.
- A new section on the SM Bus interface has also been added
- The section on Snoop Support Signals has been removed.
- Table 4-7 now includes the SM Bus signals.



Figure 4-1: PCI-Compliant Master Device Signals

PCI System Architecture



System Management Bus Interface

Table 4-4 provides a brief description of the System Management Bus interface signals.

TABLE 4-4: SYSTEM MANAGEMENT BUS INTERFACE SIGNALS

Signal	Description
SMBCLK	SMBCLK. This signal is an optional SMBus interface clock signal. This signal is driven by an SM Bus master when it wants to send data to or receive data from an SM Bus slave. The SM Bus specification also sup- ports the possibility of multiple masters driving the clock simulta- neously and an associated arbitration mechanism that employs SMBDAT. The clock frequency range permitted is 10kHz - 100kHz. SM Bus provides a clock synchronization that allows devices operating at different speeds to co-exist on the bus.
SMBDAT	SMBDAT. This signal is driven by a master when initiating a transaction to deliver the slave address and command. Subsequently, SMBDAT carries data to or from a slave device. SMBDAT is also used as part of the arbitration mechanism

The SM Bus interface is specified in the 2.0 version of the SM Bus specification. This 2.0 specification adds high power characteristics that permits SM devices to operate in the PCI bus environment. Earlier versions of the SM Bus specification supported only lower Power environments (e.g. smart batteries).

Cache Support (Snoop Result) Signals

This section is removed from the 5th edition e-book. Support for the PCI snoop result signals and all related topics were eliminated in the 2.2 spec. The description of Cache support was left is the 4th edition book as a historical reference.

2.3 Signal Types

TABLE 4-7 HAS BEEN UPDATED TO REFLECT THE SMBCLK AND SMBDAT SIGNALS AS SHOWN BELOW.

Table 4	-7:	PCI	Signal	Types
---------	-----	-----	--------	-------

Signal(s)	Туре	Note
SMBCLK	0/D	Pulled up on system board.Added in
SMBDAT	0/0	THE 2.3 SPECIFICATION.

2.3 Chapter 11: Fast Back-to-Back & IDSEL Stepping

IDSEL Stepping

The 2.3 specification has renamed Address/Data Stepping to IDSEL stepping. The name change denotes use of stepping only for type zero configuration transactions. Specifically, 2.3 permits the use of stepping on IDSEL pins when they are driven via AD signals through resistively-coupled connections.

IDSEL STEPPING PERMITS THE AD BUS, WHICH CARRIES THE IDSEL INFORMATION DURING TYPE ZERO CONFIGURATION TRANSACTIONS, TO BE DRIVEN PRIOR TO THE ASSERTION OF FRAME#. THIS ENSURES THAT THE IDSEL# INFORMATION, WHICH MUST TRAVERSE A COU-PLING RESISTOR, IS VALID WHEN FRAME# IS DRIVEN ACTIVE. THE PROBLEM IS CAUSED BY A SERIES RESISTOR THAN CONNECTS THE AD LINE TO THE IDSEL INPUT OF A TARGET DEVICE, THUS CREATING A SLOW SLEW RATE ON IDSEL. THE NUMBER OF CLOCKS THE ADDRESS BUS SHOULD BE PRE-DRIVEN IS DETERMINED FROM THE RC TIME CONSTANT ON IDSEL. ALL PRIOR USES OF STEPPING THAT WERE PERMITTED BY THE 2.2 AND EARLIER SPEC-IFICATIONS ARE NO LONGER ALLOWED BY THE 2.3 SPECIFICATION.

Who Must Support Stepping?

ALL PCI DEVICES MUST BE ABLE TO HANDLE RECEIPT OF AN IDSEL-STEPPED TRANSACTION PERFORMED BY THE MASTER OF A CONFIGURATION TYPE ZERO TRANSACTION. THE ABILITY TO GENERATE STEPPING, HOWEVER, IS OPTIONAL. DEVICES NO LONGER INDICATE THEIR ABILITY TO PERFORM STEPPING VIA THE STEPPING CONTROL BIT (THIS BIT IS NOW RESERVED IN REV 2.3 OF THE SPEC).

Why Targets Don't Latch Address During Stepping Process

Because the assertion of FRAME# Qualifies the address (and command) as being valid, no targets latch and use the address (including IDSEL) and command until FRAME# is sampled asserted.

Preemption While Stepping in Progress

When the PCI bus arbiter grants the bus to a bus master, the master then waits for bus idle before initiating its transaction. If, during this period of time, the arbiter detects a request from a higher-priority master, it can remove the grant from the first master before it begins a transaction (i.e., before it asserts FRAME#).

Assuming that this doesn't occur, the master retains its grant and awaits bus idle. Upon detection of the bus idle state, the master drives the address onto the AD bus, but delays the assertion of FRAME# for several clocks until a valid IDSEL is present at the target device. During this period of time, the arbiter may still remove the grant from the master. The arbiter hasn't detected FRAME# asserted and may therefore assume that the master hasn't yet started a transaction. If the arbiter receives a request from a higher-priority master, it may remove the grant from the master that is currently engaged in stepping IDSEL onto the AD bus. In response to the loss of grant, the stepping master must immediately tri-state its output drivers.

It is a rule that the arbiter cannot deassert one master's grant and assert grant to another master during the same clock cycle if the bus appears to be idle. The bus may not, in fact, be idle. A master may not have asserted FRAME# yet because it is in the act of stepping IDSEL onto the AD bus.

IF THE ARBITER WERE TO SIMULTANEOUSLY REMOVE THE STEPPING MASTER'S GNT# AND ISSUE GNT# TO ANOTHER MASTER, THE FOLLOWING PROBLEM WOULD RESULT. ON THE NEXT RISING-EDGE OF THE CLOCK, THE STEPPING MASTER DETECTS REMOVAL OF ITS GNT# AND BEGINS TO TURN OFF ITS ADDRESS DRIVERS (WHICH TAKES TIME). AT THE SAME TIME, THE OTHER MASTER DETECTS ITS GNT# AND BUS IDLE (BECAUSE THE STEPPING MASTER HAD NOT YET ASSERTED FRAME#) AND INITIATES A TRANSACTION. THIS RESULTS IN A COLLI-SION ON THE AD BUS.

When the bus appears to be idle, the arbiter must remove the grant from one master, wait one clock cycle, and then assert grant to the other master. This provides a one clock cycle buffer zone for the stepping master to back off its output drivers completely before the other master detects its grant along with bus idle and starts its transaction.

It is permissible for the arbiter to simultaneously remove one master's grant and assert another's during the same clock cycle if the bus isn't idle (i.e., a transaction is in progress). There is no danger of a collision because the master that has just received the grant cannot start driving the bus until the current master idles the bus.

Broken Master

The arbiter may assume that a master is broken if the arbiter has issued GNT# to the master, the bus has been idle for 16 clocks, and the master has not asserted FRAME# to start its transaction. The arbiter is permitted to ignore all further requests for bus ownership from the broken master and may optionally report the failure to the OS (in a device-specific fashion).

Stepping Example

Figure 11-3 on page 11 provides an example of an initiator using stepping over a period of three clocks to drive the address onto the AD bus.

- **CLOCK 3.** The initiator can start the transaction on clock three (GNT# sampled asserted and bus idle—FRAME# and IRDY# sampled deasserted). It then begins to drive the address and IDSEL onto the AD bus and the command onto the C/BE bus.
- **CLOCK 4.** DURING CLOCK CYCLE FOUR, IT CONTINUES TO DRIVE THE ADDRESS AND IDSEL ONTO THE AD BUS; HOWEVER IDSEL HAS NOT YET REACHED VIH AT THE TAR-GET.
- **CLOCK 5.** DURING THE CLOCK CYCLE FIVE, IDSEL HAS REACHED VIH AND THE MASTER

Asserts FRAME#, indicating the presence of the address, IDSEL, and COMMAND.

CLOCK 6. When the targets sample FRAME# asserted on the rising-edge of clock six (the end of the address phase), they latch the address, IDSEL, and command and begin the address decode.



Figure 11-3: Example of IDSEL Stepping

Chapter 14: Interrupts

2.3 Interrupt Disable

The 2.3 specification added an interrupt disable bit (Bit 10) to the configuration command register. See Figure 14-4 on page 12. The bit is cleared at reset permitting generation of INTx signal generation. Software may set this bit thereby inhibiting generation of interrupts via the INTx signals. Note that the Interrupt Disable bit has no effect on Message Signalled Interrupts (MSI). These interrupts are enabled via the MSI capability command register.



Figure 14-4: Interrupt Disable Bit Added to Configuration Command Register

2.3 Interrupt Status

The 2.3 specification added an interrupt status bit to the configuration status register (pictured in Figure 14-5 on page 14). A function must set this status bit when an interrupt is pending. In addition, if the Interrupt Disable bit in the configuration command register is cleared (i.e. interrupts enabled), then the function's INTx# signal is asserted, but only after the status bit is set. This bit is unaffected by the state of the interrupt disable bit, and this bit has no affect on the MSI mechanism.

The specification does not comment on the intended use of this bit. The temptation is great to assume that this bit is intended to replace the function-specific interrupt pending bit that is mapped into memory or IO space. This bit is accessed by the function's ISR to determine if it has an interrupt is pending. If the interrupt pending bit is set the device needs servicing. The ISR clears the interrupt pending bit and services the interrupt. Clearing the bit causes the INTx signal to be deasserted, which of course removes the interrupt request. Because the Interrupt Status bit is read only, it cannot replace the interrupt pending bit.

Now let's look at a possible use for the Interrupt Status bit. It could be useful to the Operating System during the process of handling interrupt sharing between PCI devices. Because multiple PCI functions can share the same interrupt, software must decide which device(s) have actually signalled an interrupt request. The Operating System (OS) manages this process by maintaining a list of interrupt service routines that share the same interrupt. Prior to the implementation of the Interrupt Status bit, handling interrupt sharing involved the following steps:

- 1. The OS calls the first interrupt service routine (ISR).
- 2. The first ISR checks its function-specific interrupt pending bit.
- 3. If the bit is set, the ISR performs the required service and then returns to the OS.
- 4. If the bit is cleared, the ISR recognized that it does not have an interrupt pending and returned to the OS.

This process is repeated until all the ISRs are called. This procedure is necessary because the OS has no other way of determining which devices have an interrupt pending.

The Interrupt Status bit introduced by the 2.3 version of the PCI specification provides the OS with a known location to check which devices currently have

interrupts pending execution. Rather than calling each ISR to check it's interrupt pending bit, the OS can simply check the Interrupt Status bit of each function that shares the interrupt to determine which need servicing. This reduces the overhead required to handle interrupt sharing, and reduces the associated latency.



Figure 14-5: Interrupt Status Bit Added to PCI Configuration Status Register

Chapter 19: Configuration Registers

Changes to the Configuration Registers chapter include:

- New Sub Class Codes and definitions
- New Command and Status Register bits
- Removed discussion of UDF

Class Code Register Changes

The following table entries have been added by the PCI 2.3 specification.

	Sub-Class	Prog. I/F	Description
ດ໑	0.51	20h	ATA CONTROLLER WITH SINGLE DMA
Z.J	USN	30h	ATA CONTROLLER WITH CHAINED DMA

Table 19-3: Class Code 1: Mass Storage Controllers

Table 19-4: Class Code 2: Network Controllers

	Sub-Class	Prog. I/F	Description
2.3	05h	00h	WorldFip controller
2.3	06h	xxh	PICMG 2.14 Multi Computing

Table 19-8: Class Code 6: Bridge Devices

	Sub-Class	Prog. I/F	Description
ର ସ	09h	40h	Semi-transparent PCI-to-PCI bridge with the primary PCI bus side facing the system host processor.
2.0	0011	80h	Semi-transparent PCI-to-PCI bridge with the secondary PCI bus side facing the system host processor
2.3	0Ah	00h	INFINIBAND-TO-PCI HOST BRIDGE

	Sub-Class	Prog. I/F	Description
2.3	04h	00h	GPIB (IEEE 488.1/2) CONTROLLER
2.3	05h	00h	Smart Card

Table 19-9: Class Code 7: Simple Communications Controllers

Table 19-14: Class Code C: Serial Bus Controllers

	Sub-Class	Prog. I/F	Description
୨୧	06h	00h	InfiniBand
2.0		00h	IPMI SMIC INTERFACE
2.3	07h	01h	IPMI Kybd Controller Style Interface
		02h	IPMI BLOCK TRANSFER INTERFACE
2.3	08h	00h	SERCOS INTERFACE STANDARD (IEC 61491)
2.3	09h	00h	CANBUS

Table 19-15: Class Code D: Wireless Controllers

	Sub-Class	Interface	Meaning
2.3	11h	00h	Bluetooth
2.3	12h	00h	Broadband

	Sub-Class	Interface	Meaning
2.3	01h	00h	Performance Counters
2.3	10h	00h	Communications synchronization plus TIME AND FREQUENCY TEST/MEASUREMENT
2.3	20h	00h	Management Card

 Table 19-19: Class Code 11h: Data Acquisition and Signal Processing Controllers

COMMAND REGISTER

Always mandatory. This register provides basic control over the device's ability to respond to and/or perform PCI accesses. The 2.3 specification has made the following changes to the command register:

- Bit 7, previously defined as Stepping Control is now Reserved.
- Bit 10, previously Reserved is now defined as Interrupt Disable.

Table 19-21 on page 18 pictures the bits that have changed with the introduction of the PCI 2.3 specification and the register is illustrated in Figure 19-3 on page 17.





	Bit	Function								
2.3	7	Reserved. This bit was Stepping Control in PCI version 2.2.								
2.3	10	INTERRUPT DISABLE. THE BIT DISABLES THE FUNCTION FROM ASSERTING INTX# . A VALUE OF 0 ENABLES THE ASSERTION OF ITS INTX# SIGNAL AND A VALUE OF 1 DIS- ABLES INTX SIGNALLING. REFER TO "INTERRUPT DISABLE" ON PAGE 236 FOR DETAILS REGARDING THIS BIT. NOTE THAT THIS BIT HAS NO AFFECT ON MSI. REQUIRED? A FUNCTION THAT IS CAPABLE OF SIGNALLING INTERRUPTS VIA THE INTX SIGNAL MUST IMPLEMENT THIS BIT. DEFAULT SETTING: THE DEFAULT STATE AFTER RESET IS ZERO (INTERRUPTS ENABLED). A VALUE OF 1 DISABLES THE ASSERTION OF ITS INTX# SIGNAL.								
	15:11	Reserved								

Table 19-21: Command Register Bit Assignment

Status Register

Figure 19-4 pictures the Status Register and Table 19-22 on page 19 describes the Status register bit that has been added by the PCI 2.3 spec.

15	14	13	12	11	10	9	8	7	6	5	4	3	0
												2.3	Reserved
													Interrupt Status Capabilities List 66MHz-Capable Reserved Fast Back-to-Back Capable Master Data Parity Error DEVSEL Timing Signalled Target-Abort Received Target-Abort Received Master-Abort Signalled System Error Detected Parity Error

Figure 19-4: Status Register Bit Assignment

	Bit	R/W	Function
	3:0	R	Reserved. Hardwired to zero.
2.3	3	R	INTERRUPT STATUS. THIS BIT REFLECTS THE STATE OF THE INTERRUPT WITHIN THE FUNCTION. THE INTX SIGNAL IS ASSERTED WHEN THE FOLLOWING CONDITIONS ARE MET: 1. THE INTERRUPT DISABLE BIT IN THE COMMAND REGISTER IS A 0 (INTERRUPTS ARE ENABLED). 2. THIS INTERRUPT STATUS BIT IS A 1 (AN INTERRUPT IS PENDING) NOTE THAT SETTING THE INTERRUPT DISABLE BIT TO A 1 HAS NO EFFECT ON THE STATE OF THIS BIT. REQUIRED? THIS BIT IS REQUIRED BY FUNCTIONS THAT ARE CAPABLE OF SIGNAL- LING INTERRUPTS VIA AN INTX SIGNAL.

Table 19-22: Status Register Bit Assignment

Chapter 21: Add-In Cards and Connectors

Add-In Connectors

32- AND 64-BIT CONNECTORS

The 2.3 specification made two major changes to the connector and card 2.3 definitions:

- Elimination of the 5 volt only card to push the migration from 5Vonly implementations to or 3.3V or universal card implementations. Note that this does not affect 5V connectors.
- Addition of two new pins to support the System Management bus in PCI.

Table 21-1 on page 20 illustrates the 2.3 pinout changes. Note that the shaded column for 5V only cards is no longer defined within the 2.3 specification, but is left here for backward reference.

2.3 This table shows the pinout for three card types:

- 5V ONLY CARD NO LONGER SUPPORTED BY THE 2.3 SPEC.
- 3V only card
- Universal card (the only 2.3 compliant card that will fit into a 5V connector)

2.3 The following pinout changes were made in the 2.3 spec:

- PIN B38 WAS GROUND AND IS NOW DEFINED AS PCIXCAP (PCI-X CAPABILITY). THIS PIN IS DEFINED BY THE PCI-X ADDENDUM TO THE PCI 2.3 SPEC. IT IS ADDED HERE TO INDICATE ITS USE IN PCI-X AND TO INDICATE THAT THE PCI AND PCI-X CONNECTORS ARE THE SAME EXCEPT FOR THIS PIN.
- PIN A40 WAS RESERVED AND IS NOW DEFINED AS THE SMBCLK PIN.
- PIN A41 WAS RESERVED AND IS NOW DEFINED AS THE SMBDAT PIN.

	5V (Card	Univers	al Card	3.3V		
Pin	Side B	Side A	Side B	Side A	Side B	Side A	Comment
38	Ground	STOP#	PCIXCAP	STOP#	PCIXCAP	STOP#	
40	PERR#	SMBCLK	PERR#	SMBCLK	PERR#	SMBCLK	
41	+3.3V	SMBDAT	+3.3V	SMBDAT	+3.3V	SMBDAT	

Table 21-1: PCI Add-In Card Pinouts

Figure 21-3 on page 21 illustrates the change in support for 5V only cards that only the Universal card provides 5V connector compatibility.

2.3



Figure 21-3: 3.3V, and Universal Card (5V Only Cards Not Support by Ver. 2.3)