I3C Architecture eLearning Course

View all eLearning Courses

PCI Express Courses
PCIe6 Update eLearning Course
PCIe Security eLearning Course
Comprehensive PCIe 5.0 eLearning Course
Advanced PCIe eLearning Course
Core PCIe eLearning Course
Fundamentals of PCI Express eLearning Course
PIPE 6.0 - PHY Interface for PCI Express and more
CXL Courses
CXL Fundamentals eLearning Course
Comprehensive CXL 2.0 eLearning Course
CXL 3.1 Update eLearning Course
USB Courses
USB4 Architecture eLearning Course
USB Type-C and Power Delivery eLearning Course
USB 3.2 Update
Comprehensive USB 3.1 eLearning Course
xHCI eLearning Course
x86 Architecture Courses
Intel x86 Processor and Platform Architecture eLearning Course
Thunderbolt 3 Fundamentals
x86 Architecture eLearning Course
ARM Courses
Fundamentals of ARM Architecture
ARMv8-M and v8.1-M eLearning Course
ARM 64-bit Architecture (ARM v8-A) eLearning Course
ARM v8-A Registers and Instruction Set eLearning Course
ARM v8-A Memory Management eLearning Course
ARM v8-A Exceptions and Interrupts eLearning Course
Comprehensive ARM Architecture eLearning Course
ARM v7 Registers and Instruction Set eLearning Course
ARM v7 Memory Management eLearning Course
ARM v7 Exceptions and Interrupts eLearning Course
Fundamentals of AMBA eLearning Course
ARM 32-bit Architecture (ARM v7) eLearning Course
ARM v8-A Porting and Software Optimization eLearning Course
ARM v8-A (64-bit) Pipelines eLearning Course
ARM MCU Architecture eLearning Course
ARM Cortex-M7 Processor eLearning Course
Fundamentals of ARMv8-A eLearning Course
Memory Courses
DRAM Class Supplementary Material
Modern DRAM (DDR5 / DDR4 / LPDDR5 / LPDDR4) eLearning Course
I3C Architecture eLearning Course
Fundamentals of DRAM
Storage Courses
SAS 3.0 Storage Technology eLearning Course
Advanced Host Controller Interface (AHCI) eLearning Course
NVM Express 1.4 eLearning Course
NVMe-oF eLearning Course
SATA 3.2 Technology eLearning Course
Universal Flash Storage (UFS) eLearning Course
Virtualization Courses
PC Virtualization eLearning Course
IO Virtualization for Intel Platforms eLearning Course
Firmware Courses
UEFI x64 Architecture eLearning Course

I3C Architecture eLearning Course

Instructor(s): Jay Trodden
Number of Modules: 28
Subscription Length: 90 days

Course Price

MIPI I3C Architecture eLearning Course Info

What's Included?

I3C eLearning modules
(unlimited access for 90 days)
PDF of Course Slides
(yours to keep, does not expire)

Benefits of eLearning:

  • Cost Effective - Get the same information delivered in a live MindShare class at a fraction of the cost
  • Available 24/7 - MindShare eLearning courses are available when and where you need them
  • Learn at Your Pace - MindShare eLearning courses are self-paced, so you can proceed when you're ready
  • Access to the Instructor - Ask questions to the MindShare Instructor that taught the course

You Will Learn:

  • Major features defined in the MIPI I3C Basic Specification
  • How MIPI I3C addresses some of the long-standing speed, power, and pin count limitations of alternative IC communication protocols, including I2C and SPI
  • Why I3C devices dynamically switch data drivers between push-pull and open drain signaling
  • The motivations for MIPI I3C Hot-Join in power sensitive applications
  • How I3C compliant devices report bus and internal characteristics to software
  • How an enhanced set of direct and broadcast Common Command Code (CCC) transactions help simplify initialization, changing bus modes, and with device control and status operations
  • The use of I3C in-band interrupts (IBI) to reduce pin count and enable devices to send critical status information as part of the IBI payload.
  • Key features of the MIPI I3C Host Controller Interface (HCI) Specification

Who Should View?

This MindShare course is designed for hardware/software engineers and others needing detailed coverage of MIPI I3C protocol.

Course Outline:

  • Module 1: Introduction and Outline
    - Intro to the course, outline and objectives
  • Modules 2a-2b: Background
    - Introduces I3C and the motivation for it; reviews I2C protocol and points out limitations of I2C
  • Module 3a-3b: Bus Topology
    - Describes I3C controllers (both primary and secondary), I3C targets (both single-function and composite targets) and describes compatibility of I2C devices on an I3C bus (Fast Mode (FM), Fast Mode Plus (FM+) and implications of I2C spike filter)
  • Module 4a-4b: Device Capability Discovery
    - Summarizes required and optional features of I3C (e.g. multi-lane SDA, high data rates (HDR-DDR, HDR-BT, HDR-TSP and HDR-TSL), better power conservation, improved addressing, arbitrated events), introduces I3C private messages as well as Common Command Code (CCC) messages, describes how software can retrieve the capabilites of targets on the I3C bus
  • Modules 5a-5d: Bus Communication Basics
    - Covers big picture behavior of I3C devices and messages, communication flows (I2C as well as SDR and HDR), the starting and stopping of I3C transactions, dynamic driver switching (open drain vs push-pull), bus conditions and activity states and arbitration on the I3C bus
  • Module 6a-6c: SDR Message Details
    - Finishes the discussion of SDR private read/write messages, also covers more details on CCC messages (broadcast vs direct CCCs, the different CCC message groups and shows some examples of CCC message sequences)
  • Modules 7a-7b: Bus Initialization and DAA
    - Describes some of the primary I3C bus initialization tasks, including Dynamic Address Assignment (DAA); shows details for SETAASA, RSTDAA, ENTDAA, SETNEWDA and SETDASA CCC messages; walks through the sequence of events to assign addresses to targets on the bus
  • Modules 8: Hot-Join Mechanism
    - Walks through what Hot-Join is as well as its motivation and behavior
  • Modules 9: In-Band Interrupt (IBI)
    - Provides some motivations for in-band interrupts; shows how a target advertises whether it is IBI capable and if an interrupt is pending; also discusses how IBIs are enabled, prioritized and deferred; then walks through an example of a target generating an IBI
  • Modules 10a-10b: Secondary Controllers
    - Covers primary and secondary controller variants, I3C active controller rules, tracking target and address group info, checking secondary controller capabilities, and how the handoff is initiated and executed
  • Module 11: HDR-DDR Protocol
    - Discusses the optional High Data Rate mode that uses Double Data Rate clocking (HDR-DDR); the behavior of HDR-DDR signaling and format of reads and writes; also describes how I2C devices react to this signaling
  • Module 12a-12b: HDR-BT Protocol
    - Provides background as the types of devices that can benefit from High Data Rate Bult Transfer (HDR-BT) Mode; walks through the format of data transfers as well as CRC protection, etc.
  • Module 13: Multi-Lane Data Transfers
    - Describes how I3C bus transfers can be conducted with a multi-lane (ML) SDA interface; striping of data across the lanes; three encoding schemes (Coding 0, Coding 3 and Coding 7); checking connectivity, choosing encoding scheme
  • Module 14: Host Controller Overview
    - Covers I3C HCI motivations and scope, HC connection via PCIe, two programming interfaces (Programmed IO (PIO) and Direct Memory Access (DMA)), describes both PCI config space registers as well as MMIO registers
  • Modules 15a-15c: HCI PIO and DMA Operations
    - Describes the differences between PIO and DMA modes of operation; shows different queues that are involved for each, buffer management, enqueue and dequeue pointers, command and transfer descriptors
Course Modules
Module 1: Introduction and Outline22 minutes
Module 2a: Background46 minutes
Module 2b: Background25 minutes
Module 3a: Bus Topology35 minutes
Module 3b: Bus Topology21 minutes
Module 4a: Device Capability Discovery36 minutes
Module 4b: Device Capability Discovery36 minutes
Module 5a: Bus Communication Basics24 minutes
Module 5b: Bus Communication Basics27 minutes
Module 5c: Bus Communication Basics34 minutes
Module 5d: Bus Communication Basics22 minutes
Module 6a: SDR Message Details20 minutes
Module 6b: SDR Message Details23 minutes
Module 6c: SDR Message Details22 minutes
Module 7a: Bus Initialization and DAA16 minutes
Module 7b: Bus Initialization and DAA23 minutes
Module 8: Hot-Join Mechanism29 minutes
Module 9: In-Band Interrupt (IBI)33 minutes
Module 10a: Secondary Controllers30 minutes
Module 10b: Secondary Controllers26 minutes
Module 11: HDR-DDR Protocol27 minutes
Module 12a: HDR-BT Protocol11 minutes
Module 12b: HDR-BT Protocol31 minutes
Module 13: Multi-Lane Data Transfers41 minutes
Module 14: Host Controller Overview30 minutes
Module 15a: HCI PIO and DMA Operations47 minutes
Module 15b: HCI PIO and DMA Operations44 minutes
Module 15c: HCI PIO and DMA Operations22 minutes