Intel Processor and Platform Architecture
Let MindShare Bring "Intel Processor and Platform Architecture" to Life for You
Intel Processor and Platform Architecture
Duration: 5 days
Student Review:
Intel x86 Processor and Platform Architecture eLearning Course
x86 Instruction Set Architecture
Intel x86 Processor and Platform Architecture eLearning Course
x86 Instruction Set Architecture
Overview
Each CPU and chipset generation brings new capabilities while maintaining backward compatibility with earlier platforms. New 9th and 10th generation CPU architectures offer significant improvements in instruction throughput, power conservation, integrated graphics, security, system-on-a-chip (SOC) packaging options, etc. This 5-day course introduces the x86 Instruction Set Architecture (ISA) and describes the hardware features of the latest Intel Core and Xeon CPUs supporting it. In addition, the course presents an overview of memory, platform controller hub (PCH) logic, and IO interfaces that may be employed when implementing common system types.
All of MindShare's classroom and virtual classroom courses can be customized to fit the needs of your group.
What You Will Learn
- Intel x86 CPU and Chipset Evolution
- Current Core and Xeon CPUs: Ice Lake, Cascade Lake, plus “Refresh” Variants
- x86 Instruction Set Architecture (ISA) and CPU Operating Modes
- Core and Xeon CPU Microarchitecture Differences
- Caches
- Platform Addressing
- Main Memory DRAM
- Ultra Path Interconnect (UPI)
- CPU Integrated Graphics
- CPU Integrated IO (IIO)
- Interrupt Handling
- Hardware Virtualization Support
- Platform Controller Hub (PCH) Features
- Power and Thermal Management
- CPU Performance Monitoring
Course Outline
- Intel x86 Core and Xeon Platform Background
- Intel 64 and IA-32 CPU lineage
- 80386 to Ice Lake/Cascade Lake
- Core and Xeon CPUs Expected Next
- Ice Lake/Cascade Lake Platform Examples
- Gaming Desktop
- 2-in-1 Laptop
- Xeon Scalable CPU Server
- Intel 64 and IA-32 CPU lineage
- x86 Instruction Set Architecture (ISA)
- CPU Core Fetch/Decode/Execute Role
- x86 Instruction Basics
- Instruction Set Overview
- General Purpose Instructions
- Floating Point and SIMD Instructions
- Program Flow Instructions
- Hardware-Related Instructions
- x86 Register Set Overview
- General Purpose Registers (GPRs)
- X87/MMX Registers
- XMM/YMM/ZMM Registers
- Segmentation Registers
- Control Registers
- Debug Registers
- Model-Specific Registers (MSRs)
- x86 CPU Operating Modes
- Real Mode
- Protected Mode
- Virtual-8086 Mode
- System-Management Mode (SMM)
- IA32e (Long) Mode
- Platform Addressing
- Introduction to x86 Address Spaces
- Memory (DRAM and MMIO Space)
- IO (Fixed and Relocatable Legacy Registers)
- PCI (Peripheral Component Interconnect) Space
- Platform Traffic Types
- Programmed IO (PIO)
- DMA (Direct Memory Access)
- Peer-to-Peer
- Memory Segmentation
- Real Mode
- Protected Mode
- Memory Paging
- Paging
- Translation Lookaside Buffer (TLB) Role
- x86 Paging Modes: Basic 4K Paging, PSE, PAE, IA32e Mode Paging
- Introduction to x86 Address Spaces
- Core CPU Microarchitecture (10th Generation Ice Lake)
- CPU Internal Architecture Overview
- Processor Instruction Pipeline & Execution Units
- Implications of HyperThreading
- Architectural Differences: Cascade Lake Xeon Scalable CPU vs. Ice Lake Core CPU
- Maximum Core/Thread Count = 28/56
- Enhanced AVX Execution Unit Resources
- 32KB L1 Code/Data Caches, 1MB L2 Unified Cache
- Non-inclusive L3 Cache with 2D Mesh Interconnect
- L3 Cache Slice Distributed Caching/Home Agent (CHA)
- ECC DRAM and Support for Persistent Memory (Optane) PMDIMMs
- Cache Topics
- Cache Basics
- Five Memory Map Region Types: UC, WC, WB, WT, WP
- Cache Policy Management: MTRRs and Paging Structures
- CPU Conduct in the Five Memory Regions
- Cache Hardware Architecture
- Cache/Memory QoS and Intel Resource Director Technology (RDT)
- Cache Monitoring Technology (CMT)
- Cache Allocation Technology (CAT)
- Code and Data Priority (CDP)
- Memory Bandwidth Monitoring (MBM)
- Other Cache Topics
- PAT Feature
- Software Prefetch Instruction
- Non-Temporal Data
- Data Direct IO (DDIO)
- Cache Basics
- Key Platform Interfaces
- CPU and PCH Interface Overview
- Main Memory DRAM
- Intel Ultra Path Interconnect (UPI)
- PCI Express (PCIe)
- Universal Serial Bus (USB)
- PCI Configuration Space
- Basics of Discovery and Enumeration
- Client and Server Machine PCI Topology Examples
- PCI Headers, Compatible Configuration Space, Extended Configuration Space
- Accessing PCI Configuration Space
- Arbor Software View of PCI Configuration Space
- Platform Interrupt Handling
- IOAPIC
- Local APICs
- Message Signaled Interrupt (MSI/MSI-X) Basics
- Platform Power Management
- ACPI Overview
- CPU Power Management Features
- PCH Power Management
- IMC and DRAM Power Management
- Platform Thermal Management
- CPU Thermal Management Overview
- PCH Thermal Management
- DRAM Thermal Management
- System Management Mode (SMM)
- Machine Check Architecture (MCA)
- Other Topics (Coverage Depends on Interest Level and Time Available)
- Virtualization Overview
Training Materials
- PDF of course slides
- "x86 Instruction Set Architecture" eBook
- Optional Add-On: Intel Processor and Platform eLearning course
Prerequisites
A basic understanding of computer architecture is helpful.
Related Courses
| Course Name | Classroom | Virtual Classroom | eLearning | |
| Intel x86 Processor and Platform Architecture | 5 days | 10 half-days | Show Me | |
| x86 64-bit Architecture | 5 days | 10 half-days | Show Me | |
| UEFI x64 Architecture eLearning Course | 4 days | 8 half-days | Show Me |
Related Items
Retail Price: $99.99
$40.00
eBook price
Retail Price: $99.99
$40.00
eBook price